Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari. High Speed and Area Efficient Adjoint Matrix Using Booth Multiplier for FPGA Implementation . IJRT 2021, 9, 90-95.