(1)
Bipin Kumar Singh, Prof. Satyarth Tiwari. Design of Capacitive DAC for a 14-Bit Differential Successive Approximation Register ADC. IJRT 2022, 10, 17-20.