Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari. Efficient VLSI Architecture for Modulo 2n+1 Multiplier Using N-Bit Inverted Adder . IJRT 2022, 10, 15-18.