Ramswaroop Patidar, Prof. Divya Jain. VLSI Architecture for 4-Bit & 8-Bit Universal Shift Register Uisng Reversible D-FF. IJRT 2022, 10, 24-28.