Veer Pal Singh , Prof. Nishi Pandey , Prof. Abhishek Agwekar. VLSI Architecture for Universal Shift Register Using DFF Based on PG and FG Reversible Gate . IJRT 2022, 10, 20-23.