Mahendra Kumar, Prof. Satyarth Tiwari. Delay Efficient VLSI Architecture for Wavelet Decomposition Using Complex Multiplier. IJRT 2024, 12, 32-36.