[1]
Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh 2020. FPGA Implementation of the CRC using Parallel Pipelining Architecture for Error Detection and Correction. International Journal of Research & Technology. 8, 4 (Dec. 2020), 177–181.