[1]
Aditya Pratap Singh, Prof. Satyarth Tiwari 2020. Study of Design and Implementation of PLL clock generator. International Journal of Research & Technology. 8, 4 (Nov. 2020), 91–94.