[1]
Sachindra Pathak,Prof. Manish Saxena 2022. Minimum Path Delay of SP and DP Floating Point Multiplier using Parallel Multiplier Technique. International Journal of Research & Technology. 10, 1 (Apr. 2022), 60–64.