Virag Tiwari 2017. Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation. International Journal of Research & Technology. 5, 2 (Apr. 2017), 09–16.