Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari 2021. High Speed and Area Efficient Adjoint Matrix using Booth Multiplier for FPGA Implementation . International Journal of Research & Technology. 9, 3 (Jul. 2021), 90–95.