Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari 2022. Efficient VLSI Architecture for Modulo 2n+1 Multiplier using n-bit Inverted Adder . International Journal of Research & Technology. 10, 1 (Jan. 2022), 15–18.