[1]
Ramswaroop Patidar, Prof. Divya Jain 2022. VLSI Architecture for 4-bit & 8-bit Universal Shift Register uisng Reversible D-FF. International Journal of Research & Technology. 10, 2 (Jul. 2022), 24–28.