Veer Pal Singh , Prof. Nishi Pandey , Prof. Abhishek Agwekar 2022. VLSI Architecture for Universal Shift Register using DFF based on PG and FG Reversible Gate . International Journal of Research & Technology. 10, 2 (Jul. 2022), 20–23.