Rajesh Yadav, Prof. Satyarth Tiwari 2024. VLSI Architecture for Matrix Multiplier using Parallel To Parallel Input Multiple Output Technique. International Journal of Research & Technology. 12, 1 (Jan. 2024), 20–24.