Mahendra Kumar, Prof. Satyarth Tiwari 2024. Delay Efficient VLSI Architecture for Wavelet Decomposition using Complex Multiplier. International Journal of Research & Technology. 12, 3 (Aug. 2024), 32–36.