Switched Capacitor based Multilevel Inverter with Reduced Device Counts for Electric Vehicles

¹Nikhil, ²Mr. Pramod Kumar Rathore

M. Tech Scholar, Department of Electrical and Electronics Engineering, RKDF College of Engineering, Bhabha University, Bhopal¹

Assistant Professor, Department of Electrical and Electronics Engineering, RKDF College of Engineering, Bhabha University,

Bhopal²

Abstract— MLIs have a significant advantage over two-level inverters, including lower dv/dt, less electromagnetic interference, improved harmonic performance and reduced output filter size. NPC inverter, FC inverter and CHB inverters are three of the earliest well-established inverter topologies that have been around for a long time. These conventional topologies each have their own set of advantages and disadvantages. In the case of NPC and FC suffer the capacitor voltage balancing issues and require a complex control strategy to balance the capacitor voltage. Six unidirectional switches, one diode, and one capacitor with a PV source are used. In this topology, a leg of the switched capacitor is cascaded with the H-bridge structure. The capacitor (C) is charged to the DC input voltage of VDC. The proposed inverter generates different output levels of 0, ±V_{DC}, and ±2V_{DC}. It archive five-voltage level at the output terminal and generates boost output voltage with levels of +200V, +100V, 0, -100V and -200V.

Keywords— Multi-level Inverter, 5-level, Boost Factor, Switched Capacitor

I. INTRODUCTION

In modern technology, power electronics and processor plays a vital role in the field of motor control, light control, heat control, power supplies, vehicle system, HVDC, FACTS and renewable applications. The philosophy focuses on preserving the energy and meeting the power demand accurately and the power modulator pertaining to inverter / converter technology fulfills the requirements and this attracts the researchers to explore in the inverter field. The above-mentioned applications work in the range of medium power, high power at a higher voltage. With the help of semiconductor device technology, power converters are to be designed with higher operating voltage. As a single device fails to support such high voltages, a number of devices need to connect in series to meet the voltage rating. Another challenge in the industrial sector is the requirement and maintenance of the sinusoidal power supply with variable voltage and frequency. The above demerits are overcome by the introduction of Inverters. The series connected switches in the inverters and through control mechanism, the voltage stress with respect to high voltage rating is shared among the series switches and also the losses are minimized. Due to advantage of minimum losses, inverters is also used for medium voltage applications. The classical square wave inverter operating at higher voltage introduces the dominant harmonics, thereby the performance on the load side and on the front end of the inverter has a large impact and the performance is affected. Though the solution is sought through the passive filters, the loss are increased and occupies more space. The alternative path is provided by Multilevel Inverters (MLI) [1, 2]. MLI generates sinusoidal voltage waveform in the form voltage steps through switching sequence. The other advantages of MLI are reduced electromagnetic interference, reduced current distortion, good quality voltage waveform, good current waveform. The basic types of MLI are neutral point clamped MLI, flying capacitor MLI and cascaded Hbridge MLI. To synthesize nearly sinusoidal voltage, higher number of levels needs to be generated with the help of more number of switches, more number of sources and more number of gate drivers [3, 4]. Due to this, the efficiency decreases as more number of switches are utilized in the conduction path.

II. PROPOSED METHODOLOGY

An exhaustive assessment of the literature is presented with the goal of decreasing the number of devices required to support an increased number of output levels. In this section, the thesis objectives and structure are discussed in detail. Nowadays, investments in new renewable and sustainable energy sectors are being rapidly carried out to reduce CO2 emissions and address global warming caused by the use of fossil fuels.




Fig. 1: Proposed Methodology

Advances in power electronics have contributed greatly to the advent of solar photovoltaic and wind energy-based power generation systems. In order to connect is these sources to the distribution grid and/or local loads. Basic application of proposed work is shown in figure 1.

MLIs have a significant advantage over two-level inverters, including lower dv/dt, less electromagnetic interference, improved harmonic performance and reduced output filter size. NPC inverter, FC inverter and CHB inverters are three of the earliest well-established inverter topologies that have been around for a long time. These conventional topologies each have their own set of advantages and disadvantages. In the case of NPC and FC suffer the capacitor voltage balancing issues and require a complex control strategy to balance the capacitor voltage. The number of clamping diodes and capacitors required increases as the voltage levels increase. To synthesize a multistep voltage waveform, Separate dc sources are required for the CHB inverter and consequently, the voltage gain in all the classical topologies is limited to one. To address these difficulties, the concept of switched DC source and reduced device count to maximize the voltage level have been investigated, as they provide a compact architecture that reduces the systems cost and control complexity. Existing topologies have the problem of voltage boosting capabilities. Novel topologies based on a Switched Capacitor (SC) are being researched to improve boosting ability and significantly reduce the number of devices further. Figure 2 shows the proposed five-level boosting inverter topology.




Fig. 2: 5-level Inverter

Boost Inverter

The operational states and capacitor parallel and series path (i.e., charging and discharging) for the proposed 5-Level inverter for a grid-connected PV power generation are shown in Table 4.1. It's worth noting that 1 and 0 represent the ON and OFF states of the power switches. "△" and "∇" indicate the charging and discharging modes of the capacitor 'C'. The path through which capacitors are charged is shown in green, and

the resistive load and inductive load current path are shown in blue and red.

Table 1: Switching table of proposed boost inverter

Switching State	V _{ab}	Power Switches					Capacitors (C)	
		S_1	$\overline{S}_{1} \\$	S_2	$\overline{S}_2 \\$	S_3	$\overline{S}_{3} \\$	
μ_1	0	1	0	1	0	1	0	Δ
μ_2	$+V_{DC}$	1	0	0	1	1	0	Δ
μ_3	$+2V_{DC}$	0	1	0	1	1	0	∇
μ_4	0	1	0	0	1	0	1	Δ
μ_5	$-V_{DC}$	1	0	1	0	0	1	Δ
μ_6	$-2V_{DC}$	0	1	1	0	0	1	∇

Vab=0: It defines states μ1 and μ4. As shown in Figure 3 and Figure 4.4 zero-voltage state across the load in which switches S1, S2 and S3 or S1, $\overline{S2}$ and $\overline{S3}$ are ON, while turning OFF $\overline{S1}$, $\overline{S2}$ and $\overline{S3}$ or $\overline{S1}$,S2 and S3. As a result of being in parallel with the DC supply, the capacitor C gets charged to voltage V_{DC} through the switch S1.




Figure 3: Vab=0




Figure 4: Vab=0

Vab=+VDC: As depicted in figure 4, power devices S1, S2 and S3 are conducting while $\overline{S1}$, S2 and $\overline{S3}$ are OFF. The capacitor C is charged to the VDC by parallel connection with the source. This operation defines the state $\mu 2$.




Figure 5: Vab=+V_{DC}

Vab= +2VDC: It defines state $\mu 3$. In this state, shown in figure 5, power devices $\overline{S1}$, $\overline{S2}$ and S3 are conducting while S1, S2 and $\overline{S3}$ are OFF. In this state, by turning ON the switch $\overline{S1}$ capacitor C appears in series with the DC source and gets discharged.




Figure 6: Vab=+2V_{DC}

Vab= -VDC: It defines state μ 5. By turning ON S1 Capacitor C appeared across the DC source and got charged to voltage VDC. The level -VDC is achieved when power switches S1, S2 and $\overline{S3}$ conduct while turning OFF $\overline{S1}$, $\overline{S2}$ and S3. This state is shown in figure 7.




Figure 7: Vab=-V_{DC}





Figure 8: Vab=-2V_{DC}

Vab= -2VDC: In this state, as shown in figure 8, by turning ON the switch $\overline{S1}$ capacitor C appears in series with the source and gets discharged. The -2VDC level is achieved by conducting power switches $\overline{S1}$, S2 and $\overline{S3}$ while turning OFF S1, $\overline{S2}$ and S3. This operation defines the state $\mu6$.

III. SIMULATION RESULT

Figure 9 shows the load voltage and load current with resistive load of 50 Ohm. It archive five-voltage level at the output terminal and generates boost output voltage with levels of $\pm 200V$, $\pm 100V$, 0, $\pm 100V$ and $\pm 200V$.



 $\label{prop:continuous} \textbf{Figure 9: Output voltage and current with resistive load}$




Figure 10: Output voltage and current with inductive load

Figure 10 shows the load voltage and load current with inductive load of 50 Ohm and 100mH. It archives five-voltage level at the output terminal and generates boost output voltage with levels of +200V, +100V, 0, -100V and -200V. Also, generates pure sinusoidal current at the output load terminal. Figure 11 shows the dynamic response of the proposed multilevel inverter. In this intense the inductive load change from 100Ohm 100mH to pure resistive load 50Ohm at the time of 0.5sec. It can be clearly seen that the output voltage has not change at this time but output current has been doubled at this point. Its changes from 1.8A inductive current to the 4A resistive current after doing change the load. Figure 12 shows the Total harmonic profile (THD) of the

Figure 12 shows the Total harmonic profile (THD) of the output current. Its achieves a minimum value of the THD i.e., 0.46% that is good enough to use for the grid and also can be used for the different load applications.




Figure 11: Output voltage and current with inductive load change to resistive load




Figure 12: Total harmonic distortion (THD) profile of output current

IV. CONCLUSION

To generate a PWM signal, high-frequency triangular signals are compared with the sinusoidal reference. The resulting pulses are used to switch devices corresponding to various voltage levels. As depicted in figure 4.8, waveforms $Vcr\alpha\{\alpha=1\ to\ 2\}$ of the similar frequency (fcr), phase angle, and maximum peak value (Acr) are utilized for carriers. The voltage controller generates a reference signal (Vref) with amplitude (Aref) and frequency (fref). The absolute value |Vref| is compared to the high-frequency triangle signal Vcr1 to Vcr2 with a similar frequency and phase angle.

When it is connected in series with the load, it releases its stored energy. Several charging durations of the capacitor occur during one cycle of the output voltage and capacitor voltages can dynamically maintain the source voltage, with some voltage ripples. This feature enables automatic balancing of the capacitor voltage. Capacitance discharge values are dependent on the load, the longest discharge time and the load power factor.

REFRENCES

- [1] Y. Q. Wang Y. S. Yuan G. Li Y. M. Ye K. W. Wang and J. Liang "A T-type switched-capacitor multilevel inverter with low voltage stress and self-balancing" IEEE Transactions on Circuits and Systems I: Regular Papers vol. 68 no. 5 pp. 2257-2270 May 2021.
- [2] Ruijie Sun, Yuanmao Ye and Xiaolin Wang, "A Novel Five-Level Boosting Inverter With Self-Balancing Switched-Capacitor for Electric Vehicles", 8th International Conference on Power Electronics Systems and Applications (PESA), IEEE 2020.
- [3] Y. Q. Wang Y. S. Yuan G. Li T. J. Chen K. W. Wang and J. Liang "A generalized multilevel inverter based on T-type switched capacitor module with reduced devices" Energies vol. 13 no. 17 pp. 4406 Aug. 2020.
- [4] S. Habib M. M. Khan F. Abbas A. Ali M. T. Faiz F. Ehsan et al. "Contemporary trends in power electronics converters for charging solutions of

- electric vehicles" CSEE Journal of Power and Energy Systems vol. 6 no. 4 pp. 911-929 Dec. 2020.
- [5] P. Wang S. J. Ma S. Akram K. Zhou Y. D. Chen and M. T. Nazir "Design of archimedes spiral antenna to optimize for partial discharge detection of inverter fed motor insulation" IEEE Access vol. 8 pp. 193202-193213 Nov. 2020.
- [6] J. Zeng W. J. Lin D. H. Cen and J. F. Liu "Novel K-type multilevel inverter with reduced components and self-balance" IEEE Journal of Emerging and Selected Topics in Power Electronics vol. 8 no. 4 pp. 4343-4354 Dec. 2020.
- [7] W. J. Lin J. Zeng J. F. Liu Z. X. Yan and R. J. Hu "Generalized symmetrical step-up multilevel inverter using crisscross capacitor units" IEEE Transactions on Industrial Electronics vol. 67 no. 9 pp. 7439-7450 Sep. 2020.
- [8] K. P. Panda P. R. Bana and G. Panda "A switched-capacitor self-balanced high-gain multilevel inverter employing a single DC source" IEEE Transactions on Circuits and Systems II: Express Briefs vol. 67 no. 12 pp. 3192-3196 Dec. 2020.
- [9] M. Ghodsi and S. M. Barakati "New generalized topologies of asym-metric modular multilevel inverter based on six-switch H-bridge" Inter-national Journal of Circuit Theory and Applications vol. 48 no. 5 pp. 789-808 May 2020.
- [10] M. Ghodsi and S. M. Barakati "A generalized cascade switched-capacitor multilevel converter structure and its optimization analysis" IEEE Journal of Emerging and Selected Topics in Power Electronics vol. 8 no. 4 pp. 4306-4317 Dec. 2020.
- [11] AbderezakLashab, Dezso Sera, Frederik Hahn, Luis Camurca, YacineTerriche, Marco Liserre, and Josep M. Guerrero, "Cascaded Multilevel PV Inverter With Improved Harmonic Performance During Power Imbalance Between Power Cells", IEEE Transactions on Industry Applications, Vol. 56, No. 3, May/June 2020.
- [12] W. Peng Q. Ni X. Qiu and Y. Ye "Seven-Level Inverter With Self-Balanced Switched-Capacitor and Its Cascaded Extension" IEEE Trans. Power Electron. vol. 34 no. 12 pp. 11889-11896 Dec. 2019.
- [13] M. Saeedian M. E. Adabi S. M. Hosseini J. Adabi and E. Pouresmaeil "A Novel Step-Up Single Source Multilevel Inverter: Topology Operating Principle and Modulation" IEEE Trans. Power Electron. vol. 34 no. 4 pp. 3269-3282 April 2019.
- [14] J. Liu W. Lin J. Wu and J. Zeng "A Novel Nine-Level Quadruple Boost Inverter with Inductive-load Ability" IEEE Trans. Power Electron. vol. 34 no. 5 pp. 4014-4018 May 2019.
- [15] W. Peng Q. Ni X. H. Qiu and Y. M. Ye "Seven-level inverter with self-balanced switched-capacitor and its cascaded extension" IEEE Transactions on Power Electronics vol. 34 no. 12 pp. 11889-11896 Dec. 2019.